The augmentation of number of gates on chip makes SOC design more difficult. So we have to work on SOC design tools to make designer work easier and manage all the available gates. We propose an ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback